NS9210/NS9215 Errata

Part number/version: 90002007_C
Release date: November 2010
www.digi.com

For use in conjunction with:
NS9210 Hardware Reference
Part number/version: 90000846_H
Release date: November 2010

NS9215 Hardware Reference
Part number/version: 90000847_J
Release date: November 2010
SPI: Extra clock inserted in modes 1, 2, and 3

The Digi NS9210/NS9215 supports four SPI clocking modes. Each mode’s characteristics are defined by the idle value of the clock, which clock edge captures data, and which clock edge drives data. The MODE field in the SPI Configuration register specifies the timing mode.

Issue:

In SPI modes 1, 2, and 3 an unexpected additional clock is inserted after the last byte is transmitted. See timing diagrams below. A portion of the unexpected clock cycle occurs while CS is asserted. Unless the SPI device connected to the NS9210/NS9215 port is capable of handling this unexpected behavior, this may cause SPI communication issues.

SPI Mode 1

![Timing Diagram for SPI Mode 1](image)

Workarounds:

- Select SPI Mode 0 instead and enable the inversion function using the INV bit (D01) in the corresponding GPIO Configuration Register of SPI CLK. This workaround will also be integrated as an option in a future version of the NET+OS SPI driver API.

- FIM-based SPI port with support for SPI Mode 1.
SPI Mode 2

For FIM-based SPI port implementation details please refer to the Digi NS9210/NS9215 FIM SPI Port Implementation Supplemental Reference, Digi part number 90002114_A.
Change Log

The following changes were made to this document in the revisions listed below.

Revision A
■ Initial Release.

Revision B
■ Table 1: SPI Enable (CS) changed to GPIO[3], SPI In changed to GPIO[0].
■ Table 2: SPI Enable (CS) changed to GPIO[29], SPI In changed to GPIO[26].

Revision C
■ Replaced extended FIM-based SPI Port content with a link to the Digi NS9210/9215 FIM SPI Port Implementation Supplemental Reference (Digi part number 90002114_A).